Introduction {#Sec1}
============

Ultrathin two-dimensional (2D) semiconducting materials are useful for a number of electronic applications because of their unique properties originating from their atomically thin nature^[@CR1]--[@CR5]^. Among them, transition metal dichalcogenides (TMDs) have been actively studied as channel materials because of absence of short-channel effect^[@CR6],[@CR7]^. It has been anticipated that a scale-down limit can be overcome by 2D semiconductors for higher integration of electronic devices. In this regard, "all-2D" devices comprising only 2D materials, *i.e*., van der Waals heterostructure (vdW) devices, have been demonstrated^[@CR8]--[@CR11]^. As emerging 2D materials, rhenium-based TMDs, such as ReS~2~ or ReSe~2~, have exhibited promising properties. Typically, few-layer TMDs outperform monolayer in terms of carrier mobility, while the band structure of TMDs transforms from direct to indirect band structure as the thickness changes from monolayer to few-layers, which limits their use for optoelectronic applications^[@CR12]^. However, ReS~2~ and ReSe~2~ exhibit direct band structure at all thickness because of the distorted 1 T' structure and weak interlayer coupling^[@CR13]^. Despite the unique properties of ReS~2~ and ReSe~2~, there have been only limited studies on them, which reported preliminary results of transistors and photodetectors based on ReS~2~ and ReSe~2~ with conventional device geometry^[@CR14]--[@CR19]^.

To improve the device performance of 2D semiconductors, contact resistance and carrier scattering should be reduced. Significant contact resistance between deposited metal and 2D semiconducting channels severely deteriorates device performance due to the Fermi level pinning at the interface^[@CR20]^, which makes it difficult to utilize the 2D semiconductors for practical applications required by the industry. In addition, because the band gap of TMDs increases with decreasing thickness, the Schottky barrier height for monolayer TMDs is significantly higher than that for few-layer TMDs, leading to a lower field-effect mobility^[@CR21],[@CR22]^. The use of graphene electrodes has been considered as a solution because of the de-pinning of the graphene Fermi level and absence of chemical bonds at a stacked heterointerface of 2D layers^[@CR23]^. In addition, it has been shown that hexagonal boron nitride (hBN), used as an ultraflat dielectric, suppresses charged impurity scattering, resulting in enhanced carrier mobility of hBN-encapsulated 2D materials^[@CR9],[@CR11],[@CR24]^.

A number of logic devices based on 2D materials have been demonstrated by combinations of two different 2D transistors: n-type and p-type^[@CR5],[@CR25]--[@CR28]^. Even though the NMOS inverters using ReS~2~ have been demonstrated^[@CR19],[@CR27]^, all of the logic devices reported so far are made of double devices (two connected devices). Therefore, for higher integration and functionality, a novel device geometry is required for logic devices. Because atomically thin 2D materials are highly sensitive to electric fields with no screening effect, it is possible to locally tune the densities and types of carriers, leading to electrically controlled p-n junction devices comprising graphene or WSe~2~^[@CR29]--[@CR33]^. Therefore, by locally tuning the Fermi level of a 2D channel, a multi-functional logic device can be realized in one 2D channel.

Here we report a NAND gate based on a single ReS~2~ channel with a graphene split gate. We first demonstrate ReS~2~ field-effect transistors (FETs) on an hBN substrate with graphene electrodes. The field-effect mobility (μ~FE~) of an n-type ReS~2~ FET is 35 cm^2^/V·s and the on/off ratio is as high as 10^6^ at room temperature. When the graphene split gate is used to locally modulate the channel, two regions, separately tuned by the split gates, act as independent transistors, which can be used as a gate-tunable NAND logic gate.

Results {#Sec2}
=======

For "all-2D" devices, a vdW heterostructure of ReS~2~, graphene, and hBN was fabricated by stacking the exfoliated nanosheets, as shown in Fig. [1](#Fig1){ref-type="fig"}. The 2D nanosheets were exfoliated directly onto a polydimethylsiloxane (PDMS) stamp and transferred onto another flake on the SiO~2~ substrate^[@CR22]^. The ReS~2~ channel was placed on the hBN to reduce scattering from charged impurities of the substrate and interfacial impurities. As ReS~2~ has a smaller effective mass along the a-axis, it has anisotropy in conductance, leading to higher carrier mobility along the a-axis^[@CR27]^. Therefore, the ReS~2~ flake, which has an elongated shape along the a-axis, was chosen as a channel. Graphene was used as an electrode to lower the Schottky barrier. Two pieces of graphene were placed on the ends of the ReS~2~ channel to form source and drain electrodes. After stacking, e-beam lithography and metal deposition (1 nm Cr/50 nm Au) were used to define the metal electrodes. Figure [2(a,b)](#Fig2){ref-type="fig"} show the schematic and optical microscopic (OM) images of the fabricated device.Figure 1PDMS stacking process for fabrication of vdW heterostructure. The flake exfoliated directly on PDMS is aligned with a target flake on the SiO~2~ substrate. The PDMS stamp is smoothly lowered for conformal contact onto the bottom target flake on the substrate. The lift-up process follows after five minutes.Figure 2ReS~2~ FET with graphene contacts and hBN dielectric. (**a**) Schematic of ReS~2~ FET fabricated by stacking process. (**b**) Optical microscope image of fabricated tri-layer ReS~2~ FET. Because of anisotropic transport of ReS~2~, the elongated ReS~2~, which is longer along the *a*-axis, is selected as a channel.

The electrical performance of the tri-layer ReS~2~ FET on the hBN substrate with graphene electrodes is shown in Fig. [3](#Fig3){ref-type="fig"}. The few-layer graphene (\>10 L) and thick hBN of 6.4 nm were used in the device. The output curves (*I*~*DS*~ − *V*~*DS*~) at different back gate voltages (*V*~*BG*~) clearly exhibit a gate-dependent linearity, as shown in Fig. [3(a)](#Fig3){ref-type="fig"}. The linear output curves at small gate voltages indicate that the ReS~2~-graphene interface forms Ohmic contact even at low carrier concentrations. As shown in the transfer curves (*I*~*DS*~ − *V*~*BG*~) in Fig. [3(b)](#Fig3){ref-type="fig"}, ReS~2~ exhibits n-type transport as typically observed in MoS~2~ or WS~2~^[@CR34]^. Because of the low contact resistance and reduced carrier scattering in the vdW heterostructure device, higher mobility (μ~FE~ = 35 cm^2^/V·s) and a high on-off ratio (\~10^6^) were extracted, compared with the same ReS~2~ FET with metal electrodes on a SiO~2~/Si substrate (Fig. [S1](#MOESM1){ref-type="media"}). It should be noted that the field-effect mobility of a vdW heterostructure device of ReS~2~ is significantly greater than previously reported values (\<10 cm^2^/V·s) of ReS~2~ devices with metal or graphene electrodes and SiO~2~ dielectric^[@CR14]--[@CR19]^. We also fabricated ReSe~2~ devices using the same procedure and device structure. As ReSe~2~ exhibits a smaller mobility of 6.6 cm^2^/V·s than ReS~2~, ReS~2~ was used for the logic device. (Fig. [S2](#MOESM1){ref-type="media"})Figure 3Electrical characteristics of tri-layer ReS~2~ FET. (**a**) Output curves (*I*~*DS*~ − *V*~*DS*~) of device. Linearity of output curves at all gate voltages indicates that graphene-ReS~2~ junction is Ohmic contact. (**b**) Transfer curves (*I*~*DS*~ − *V*~*BG*~) plotted in semi-log scale (red) and linear scale (blue). The ReS~2~ FET exhibits high field effect mobility of 35 cm^2^/V·s and on-off ratio of 10^6^.

We modified the previous device structure to demonstrate the logic devices comprising a single 2D channel. To locally tune the ReS~2~ channel, graphene was inserted between the bottom hBN and SiO~2~ and patterned into split gates separated by a nanogap, as shown in Fig. [4(a)](#Fig4){ref-type="fig"}. (See Fig. [S3](#MOESM1){ref-type="media"} for detail of the fabrication.) After exfoliation of the graphene on the SiO~2~ substrate, e-beam lithography is performed to define a nanogap on the graphene, followed by reactive-ion etching (RIE) etching for cutting. The patterned graphene split gates are annealed at 350 °C for 4 hrs in forming gas (5% H~2~ in Ar) to remove residue. After cleaning, other 2D flakes of hBN dielectric, ReS~2~ channel, and graphene electrodes were sequentially transferred by the PDMS stamping technique as described in Fig. [1](#Fig1){ref-type="fig"}. After stacking, e-beam lithography and metal deposition were conducted to form metal contacts to the source, drain, and gate graphene electrodes. The OM image in Fig. [4(b)](#Fig4){ref-type="fig"} shows the fabricated tri-layer ReS~2~ device with graphene split gates.Figure 4Tri-layer ReS~2~ FET with graphene split gates. (**a**) Schematic of device. GD, GS, GG1, and GG2 indicate graphene drain, graphene source, graphene gates 1 and 2, respectively. (**b**) Optical microscope image of fabricated device.

When different voltages are applied separately to the two graphene split gates (*V*~*GG1*~ and *V*~*GG2*~), the corresponding band alignments are shown in Fig. [5(a)](#Fig5){ref-type="fig"}. When both gate voltages of *V*~*GG1*~ and *V*~*GG2*~ are higher than the threshold voltage (*V*~*th*~), the whole channel region is conductive and the Schottky barrier is lowered because of the simultaneous up-shift of the graphene Fermi level, which results in n-type conductance of the device. When the *V*~*GG1*~ is higher than the threshold voltage and *V*~*GG2*~ is smaller, carrier transport through the ReS~2~ channel is blocked because of the depletion of the negatively gated ReS~2~ region, while the Schottky barrier is still small, resulting in carrier injection of the positively gated channel (middle of Fig. [5(a)](#Fig5){ref-type="fig"}). When both gate voltages are within the off-state, carrier transport is impossible due to depletion of the channel and higher contact barrier, resulting in a significantly low off-current level. Figure [5(b)](#Fig5){ref-type="fig"} shows the transfer curves (*I*~*DS*~ − *V*~*GG1*~) of the ReS~2~ device with graphene split gates when *V*~*GG1*~ is varying while *V*~*GG2*~ is fixed. The transfer curves are plotted on a semi-log scale in Fig. [5(c)](#Fig5){ref-type="fig"}. In the device, hBN was used as an ultrathin and ultraflat dielectric in the device geometry, which is appropriate for "all-2D" devices. A small operating voltage (*V*~*BG*~ \< 3 V) and low subthreshold swing (SS) of \<300 mV/dec were obtained, which were an order of magnitude smaller in the ReS~2~ device on the 300 nm-thick SiO~2~ substrate which is calculated from the device described in Figs [2](#Fig2){ref-type="fig"}, [3](#Fig3){ref-type="fig"}. In the on-state (*V*~*GG1*~ \> −1.5 V), conductance of the whole channel increases with increasing *V*~*GG1*~. However, in the off-state (*V*~*GG1*~ \< −1.5 V), the off-current remains at a low level of 10^−12^ A at different *V*~*GG1*~ because the region where *V*~*GG1*~ is applied is completely off. Therefore, the on-current can be strongly modulated by *V*~*GG1*~ and *V*~*GG2*~. The on-off ratio modulation ranges from 10^2^ to 10^6^, which is beneficial for multifunctional applications (more clearly observed in the semi-log scale plot of Fig. [5(c)](#Fig5){ref-type="fig"}). Regardless of a gap (\~200 nm), it is validated that the device operates reliably without significant deterioration of the performance, which have been also verified in previous reports^[@CR29],[@CR32]^.Figure 5Band diagram and electrical modulation characteristics of the device. (**a**) Band alignment under various combinations of different gate voltages by split gates. When both gates are on (*V*~*GG1*~ and *V*~*GG1*~ \> *V*~*th*~), charge carriers transport through ReS~2~ channel (left). If one of split gates is off (*V*~*GG1*~ \> *V*~*th*~ and *V*~*GG1*~ \< *V*~*th*~), half of channel is depleted and charge carriers do not transport (middle). When both gates are off (*V*~*GG1*~ and *V*~*GG1*~ \< *V*~*th*~), charge carriers cannot be injected from graphene and transport through channel (right). (**b**,**c**) Transfer curves (*I*~*DS*~ − *V*~*GG1*~) of the ReS~2~ FET at varying *V*~*GG2*~ and fixed *V*~*GG1*~ in linear scale (**b**) and semi-log scale (**c**).

The logic device characteristics of the ReS~2~ device with graphene split gates was measured, as shown in Fig. [6](#Fig6){ref-type="fig"}. As can be seen in the circuit diagram of Fig. [6(a)](#Fig6){ref-type="fig"}, two graphene split gates are used as input signal gates. An external load of 100 MΩ, the middle off and on resistances value of the device, was used. Input terminals 1 (in1) and 2 (in2) were set as the GG1 and GG2, respectively. Because of high modulation ability, one half of the channel (controlled by one of split gates) operates as an independent inverter. The voltage transfer curves (VTCs) of Fig. [6(a)](#Fig6){ref-type="fig"} show the inverter characteristics. When *V*~*in1*~ varies with a fixed *V*~*in2*~, it can be clearly seen that the output signals are inverted, indicating that only half of the channel plays a role as an inverter. However, when the current is totally blocked by depletion of the half of the channel modulated by *V*~*in2*~, there is no inversion of the output signal. This means that the output signals can be effectively controlled by two input signals from the graphene split gates. The calculated gain values of the ReS~2~ inverter, defined as *dV*~*out*~*/dV*~*in*~, are shown in Fig. [6(b)](#Fig6){ref-type="fig"}. Even though the gain value is relatively lower than those of previously reported 2D-materials-based inverters comprising two n-type and p-type transistors (similar to complementary metal oxide semiconductor (CMOS)), it is comparable to the gain values of unipolar-type inverters^[@CR5],[@CR27],[@CR35],[@CR36]^. In addition, the supply voltage (*V*~*DD*~) used in this study is 1 V and the dielectric constant (ε~r~ = 3--4) of hBN is relatively small compared to previous studies^[@CR37],[@CR38]^. Therefore, the gain can be further enhanced by increasing *V*~*DD*~ as shown in the inset in Fig. [6(c)](#Fig6){ref-type="fig"}. In this study, *V*~*DD*~ was set as 1 V because the VTC exhibits a mirror reflection and a gain larger than 1 (unity gain), as shown in Fig. [6(c)](#Fig6){ref-type="fig"}, compared to lower or higher *V*~*DD*~.Figure 6Logic device characteristics of ReS~2~ FET with graphene split gates. (**a**) Voltage transfer curves (VTCs) of GG1 region (*V*~*out*~ − *V*~*in1*~) at *V*~*DD*~ = 1 and varying *V*~*in2*~. Inset shows circuit diagram of logic device. External load is 100 MΩ. At *V*~*in2*~ \> 1 V, VTC exhibits mirror symmetry. (**b**) Gain extracted by VTC as function of *V*~*in2*~. Maximum gain is 1.6 at *V*~*in2*~ = −3 V. (**c**) VTC at varying *V*~*DD*~ and fixed *V*~*in2*~ of 3 V. The inset shows gain extracted from VTC. (**d**) Time domain plot of output voltage for NAND logic gates.

To utilize ReS~2~ devices as NAND logic devices, output voltages were measured under different combinations of input states, as shown in Fig. [6(d)](#Fig6){ref-type="fig"}. Because the output voltage is linked to the *V*~*DD*~, a logic state of 1 can be realized when either *V*~*in1*~ or *V*~*in2*~ is −3 V (defined as an input logic state of 0). For *V*~*out*~ of state 0, positive input voltage of 3 V was applied to both graphene split gates of GG1 and GG2. If a gate voltage smaller than −1.5 V is applied to one of the two gates, the whole device is non-conducting. Therefore, ReS~2~ devices with graphene split gates can be used as a NAND gate, one of the universal logic gates. It should be noted that a NAND gate was fabricated on a single 2D channel material, which is distinct from other reports using two transistors regardless of the carrier type. Output voltages measured at different combinations of the two input signals are shown in Fig. [6(d)](#Fig6){ref-type="fig"}. This indicates that a single channel ReS~2~ device with graphene split gates operates well as a NAND gate. Unlike bulk materials, gate tunability of 2D semiconducting materials enables independent control of the separated channel regions by split gates. Therefore, NAND logic device can be fabricated within single 2D channel, which is clearly different from conventional logic gates that require more than two separate transistors.

Discussion {#Sec3}
==========

In conclusion, we fabricated high performance ReS~2~ transistors by using graphene and hBN as electrode and dielectric, respectively. The high field effect mobility of 35 cm^2^/V·s and high on-off ratio of 10^6^ were obtained by suppression of Fermi level pinning at the graphene-ReS~2~ junction and reduction of charged impurity scattering. For the "all-2D" integration, we also fabricated ReS~2~ devices with graphene split gates for logic devices. The graphene split gates and bottom hBN enables us to locally and effectively modulate channel regions. By independently changing gate voltages from the two split gates, the device conductance can be controlled with a higher degree of freedom: the whole device is turned off by applying a negative voltage to only one gate, while a positive gate voltage is applied to both split gates to turn-on the device. By utilizing local tunability of the channel by split gates, it was shown that the ReS~2~ device with graphene split gates can be used as an efficient NAND gate, which is one of the most essential elements in integrated circuits. The vdW heterostructure NAND gate comprising a single transistor fabricated in this work provides a further step toward realization of "all-2D" circuitry for flexible and transparent electronic applications.

Methods {#Sec4}
=======

Device fabrication {#Sec5}
------------------

PDMS transfer First, the PDMS base (Sylgard 184) was cured with 10 wt% of curing agent at 120 °C for 2 h. We then mechanically exfoliated hBN, which is the bottom of the heterostructure on SiO~2~/Si chips, and exfoliated other 2D materials, such as graphene and ReS~2~, separately onto each cured PDMS flake on glass slides. After careful alignment with a micromanipulator in the transfer stage, the PDMS with 2D materials were attached and detached, as carefully and slowly as possible, at room temperature.

E-beam lithography {#Sec6}
------------------

To pattern metal electrodes on the as-stacked heterostructure or gap on the graphene for the split gate, we performed e-beam lithography with a Raith Pioneer 2 nanolithography system.

Metal deposition {#Sec7}
----------------

We deposited metal electrodes (Cr 1 nm/Au 50 nm or Cr 1 nm/ Pd 20 nm/Au 30 nm) with an e-beam evaporator (Korea Vacuum Tech.) in a high vacuum, of approximately 10^−8^ Torr, to create the interconnection to the pads for the electrical measurement from the graphene electrodes, where 1 nm of Cr is an adhesive layer. For the lift-off process, the samples were soaked in acetone overnight.

Reactive ion etching {#Sec8}
--------------------

We etched the developed region after the e-beam lithography using O~2~ RIE (Femto Science) for only 5 s to prevent etching of e-beam resist. (100 kHz, 100 W in 10^−2^ Torr of O~2~) We then put the samples in acetone to remove the e-beam resist.

Electrical characterization {#Sec9}
---------------------------

All electrical measurements were carried out by semiconductor parameter analyzers at room temperature under ambient condition. (Keithely 4200, Keithely for FET characterization in Figs [3](#Fig3){ref-type="fig"}, [5](#Fig5){ref-type="fig"}; and HP 4155 C, Agilent Technologies for logic device measurement in Fig. [6](#Fig6){ref-type="fig"})
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